《電子技術(shù)應(yīng)用》
您所在的位置:首頁(yè) > 通信與網(wǎng)絡(luò) > 設(shè)計(jì)應(yīng)用 > 基于以太網(wǎng)的信號(hào)處理平臺(tái)動(dòng)態(tài)重構(gòu)設(shè)計(jì)
基于以太網(wǎng)的信號(hào)處理平臺(tái)動(dòng)態(tài)重構(gòu)設(shè)計(jì)
2020年電子技術(shù)應(yīng)用第8期
王松明
中國(guó)西南電子技術(shù)研究所,四川 成都610036
摘要: 信號(hào)處理平臺(tái)通常采用“FPGA+DSP+ARM”架構(gòu)實(shí)現(xiàn)特定的信號(hào)處理功能,,隨著技術(shù)的發(fā)展,,越來越多的工程應(yīng)用要求信號(hào)處理平臺(tái)具備動(dòng)態(tài)重構(gòu)功能,。介紹了一種基于以太網(wǎng)的動(dòng)態(tài)重構(gòu)設(shè)計(jì)方案,該方案可以實(shí)現(xiàn)信號(hào)處理平臺(tái)上多個(gè)FPGA和DSP動(dòng)態(tài)更新,,同時(shí)不需要以往方案中的配置存儲(chǔ)器,,配置時(shí)間短,能夠滿足多種場(chǎng)景下的應(yīng)用需求,。該方案已經(jīng)在多個(gè)實(shí)際工程項(xiàng)目中驗(yàn)證,,取得了理想的實(shí)驗(yàn)效果,具備非常高的移植性和擴(kuò)展性,。
中圖分類號(hào): TN791
文獻(xiàn)標(biāo)識(shí)碼: A
DOI:10.16157/j.issn.0258-7998.200341
中文引用格式: 王松明. 基于以太網(wǎng)的信號(hào)處理平臺(tái)動(dòng)態(tài)重構(gòu)設(shè)計(jì)[J].電子技術(shù)應(yīng)用,,2020,46(8):132-136.
英文引用格式: Wang Songming. Dynamic reconfiguration design of signal processing platform based on Ethernet[J]. Application of Electronic Technique,,2020,,46(8):132-136.
Dynamic reconfiguration design of signal processing platform based on Ethernet
Wang Songming
Southwest China Institute of Electronic Technology,Chengdu 610036,,China
Abstract: The signal processing platform usually uses FPGA+DSP+ARM architecture to achieve specific signal processing functions, with the development of signal processing technology, more and more engineering applications require signal processing platform to have dynamic reconfiguration capacity. This paper introduced a design of dynamic reconfiguration based on Ethernet, which can realized the dynamic update of multiple FPGA and DSP on the signal processing platform. At the same time, it did not need the configuration memory in previous design, and the configuration time is short, which can meet the application requirements in various scenarios. The design has been verified in many practical projects, and has achieved ideal experimental results, with high portability and scalability.
Key words : dynamic reconfiguration,;FPGA;DSP,;Ethernet

0 引言

    隨著電子技術(shù)的發(fā)展,,以“FPGA+DSP+嵌入式處理器”為核心的信號(hào)處理平臺(tái)需要基于資源動(dòng)態(tài)重組設(shè)計(jì)思想采用開放式,、標(biāo)準(zhǔn)化的通用架構(gòu),按用戶需求對(duì)平臺(tái)進(jìn)行資源重組,,實(shí)現(xiàn)系統(tǒng)功能的可重構(gòu),,以滿足在設(shè)備資源有限情況下工作模式多樣化,、靈活配置的用戶需求[1-3],。資源動(dòng)態(tài)重組是指通過監(jiān)控管理平臺(tái)接口對(duì)所有信號(hào)處理平臺(tái)進(jìn)行統(tǒng)一管理,根據(jù)規(guī)劃確定當(dāng)前任務(wù)所需的設(shè)備和鏈路,,配置相應(yīng)的信號(hào)處理平臺(tái),。這種方式要求信號(hào)處理平臺(tái)之間通過高速總線進(jìn)行數(shù)據(jù)交互,具備開放式的業(yè)務(wù)數(shù)據(jù)和監(jiān)控?cái)?shù)據(jù)傳輸特性,。

    針對(duì)FPGA和DSP動(dòng)態(tài)重構(gòu),,國(guó)內(nèi)相關(guān)文獻(xiàn)提出了多種解決方案,包括DSP EMIF總線[4],、CPCI總線[5],、RapidIO[6]、串口[7]等,。這些方案在配置效率,、設(shè)備成本、重構(gòu)靈活性等方面都存在明顯的不足,。針對(duì)這一問題,,考慮到平臺(tái)本身就有接入以太網(wǎng)的需求以及嵌入式處理器和FPGA廣泛共存于信號(hào)處理平臺(tái)中[8-10],本文提出了基于以太網(wǎng)的信號(hào)處理平臺(tái)動(dòng)態(tài)重構(gòu)設(shè)計(jì)方案,。該方案利用信號(hào)處理平臺(tái)功能單元在線可重構(gòu)特性,,在多任務(wù)協(xié)同監(jiān)控管理平臺(tái)實(shí)時(shí)調(diào)度下,通過以太網(wǎng)配合信號(hào)處理平臺(tái)上的嵌入式處理器對(duì)FPGA和DSP實(shí)現(xiàn)任務(wù)功能和參數(shù)的動(dòng)態(tài)重構(gòu),,同時(shí)支持FPGA部分重構(gòu)和全局重構(gòu),,形成功能可定義的硬件板卡,在節(jié)省硬件資源和降低設(shè)備成本的基礎(chǔ)上實(shí)現(xiàn)系統(tǒng)所需的硬件資源動(dòng)態(tài)重組,,并且可以通過資源動(dòng)態(tài)備份實(shí)現(xiàn)信號(hào)處理系統(tǒng)的高可靠性,。




本文詳細(xì)內(nèi)容請(qǐng)下載:http://forexkbc.com/resource/share/2000002968




作者信息:

王松明

(中國(guó)西南電子技術(shù)研究所,四川 成都610036)

此內(nèi)容為AET網(wǎng)站原創(chuàng),,未經(jīng)授權(quán)禁止轉(zhuǎn)載,。